
WESTINGHOUSE DEFENSE AND ELECTRONIC SYSTEMS CENTER 8-ETC F/6 20/12
MNOS BORAM MANUFACTURING METHODS AND TECHNOLOGY PROJECT.(U)
JUN 79 J E BREWER, R C LYMAN
79-0467
DELET-TR-76-0048-7
NL UNCLASSIFIED OF | AD A07/4/3

END DATE FILMED 8 -79 DDC

AD-A071 413









Research and Development Technical Report

DELET-TR-76-0048-7

MA 071413

MNOS BORAM MANUFACTURING METHODS AND TECHNOLOGY PROJECT

J.E. Brewer and R.C. Lyman

WESTINGHOUSE ELECTRIC CORPORATION
Systems Development Division
Baltimore, Maryland 21203

Westinghouse Defense +
Electronic System
Electronic Boltimal
Center Boltimal
System Dev. Div.

June 1979

Seventh Technical Report, for period 1 April 1978 to 31 May 1979

DISTRIBUTION STATEMENT

Approved for public release: Distribution unlimited.

Prepared for:
US Army Electronics Technology and Devices Laboratory



ERADCOM

US ARMY ELECTRONICS RESEARCH AND DEVELOPMENT COMMAND FORT MONMOUTH, NEW JERSEY 07703

79 07 18 050

DC FILE COPY,

NOTICES

Disclaimers

The citation of trade names and names of manufacturers in this report is not to be construed as official Government indorsement or approval of commercial products or services referenced herein.

Disposition

Destroy this report when it is no longer needed. Do not return it to the originator.



Research and Development Technical Report

DELET-TR-76-0048-7

MNOS BORAM MANUFACTURING METHODS AND TECHNOLOGY PROJECT

J.E. Brewer and R.C. Lyman

WESTINGHOUSE ELECTRIC CORPORATION
Systems Development Division
Baltimore, Maryland 21203

June 1979

Seventh Technical Report, for period 1 April 1978 to 31 May 1979

DISTRIBUTION STATEMENT

Approved for public release: Distribution unlimited.

Prepared for:
US Army Electronics Technology and Devices Laboratory

Accession For

NTIS GRALI
DDC TAB
Unamounced
Justification

By
Distribution/
Availability Codes

Availand/or
special

ERADCOM

US ARMY ELECTRONICS RESEARCH AND DEVELOPMENT COMMAND FORT MONMOUTH, NEW JERSEY 07703

UNCLASSIFIED

I

0

Û

0

U

Ü

0

(19) REPORT DOCUMENTAT	ION PAGE	READ INSTRUCTIONS BEFORE COMPLETING FORM
DELET TR-76-0048-7	2. GOVT ACCESSION NO	3. RECIPIENT'S CATALOG NUMBER
MNOS BORAM Manufacturing Metho	ds and Technology	Technical Report of Period Covered 1 April 78- 31 May 79
Project		79-9467 ORT NUMBER(*)
J.E. Brewer R.C. Lyman	(15)	DAABØ7-76-C-0048
9. PERFORMING ORGANIZATION NAME AND ADD Westinghouse Electric Corporat Systems Development Division Baltimore, Maryland	oress ion	10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS
U.S. Army Electronics Technolo Attn: DELET-ID ERADCOM Fort Monmouth, NJ 07703	ogy & Devices Lab	June 79 NUMBER OF PAGES 36
Fort Monmouth, NJ 07703 14. MONITORING AGENCY NAME & ADDRESSAU d 12.	390.	15. SECURITY CLASS. (of this report) UNCLASSIFIED 15a. DECLASSIFICATION DOWNGRADING
16. DISTRIBUTION STATEMENT (of this Report)		SCHEDULE
17. DISTRIBUTION STATEMENT (of the abetract or	ntered in Block 20, if different fro	en Report)
18. SUPPLEMENTARY NOTES		
MNOS, Metal Nitride Oxide Sem Access Memory, Secondary Stor.	iconductor, BORAM,	Block Oriented Random
A manufacturing methods proje duction line for metal nitrid	ct has been initiat e oxide semiconduct	ed to establish a pilot pro- or (MNOS) block oriented rcuits. This report O hour endurance-retention

iii/iv

TABLE OF CONTENTS

				Page
1.	NAI	RRATIV	VE AND DATA	1-1
	1.1		rance-Retention Specification Concepts	
		1.1.1	Background	
		1.1.2	Endurance-Retention Interdependence	
		1.1.3	Practical Endurance-Retention Specifications	
	1.2	Endur	ance-Retention Experiment	
		1.2.1	Objective and Plan	
		1.2.2	The MNOS Test Vehicle.	
		1.2.3	The Test Method	
		1.2.4	The Test Results	
		1.2.5		
2.	CO		IONS	
3.			A FOR NEXT INTERVAL	
4.			TIONS AND REPORTS.	
5.			CATION OF TECHNICIANS	
6.			TION LIST	
v.	Dio	IKIDO	HON LIST	0-1
			LIST OF ILLUSTRATIONS	
Fig	ure			Page
1-1		BORA	M Memory Cell Window Decay Characteristic	1-3
1-2			tion and Endurance Specifications for BORAM 6000 Series Integrated Circuit	
1-3			Cell Window Measurement Circuitry	
1-4			ow Decay Rate as a Function of Endurance Stress	
1-5			ow Voltage at 1 Hour as a Function of Endurance Stress	
1-6			ance-Petention Characteristic	

1. NARRATIVE AND DATA

Of all the properties associated with MNOS storage systems the subject of retention and endurance is of most concern to potential users. Retention and endurance characteristics are dependent on device fabrication procedures, transistor geometry, and cell operating conditions. The details of retention-endurance phenomena are complex, and often the system designer is confronted with conflicting and/or incomplete information on the subject.

This report provides a simplified system-oriented discussion of the retention-endurance specification concept, and then presents experimental data representative of Westinghouse MNOS BORAM two-transistor cells.

1.1 ENDURANCE-RETENTION SPECIFICATION CONCEPTS

The memory system user wants direct and definite statements as to how many times an MNOS memory can be written, and as to how long it will retain information. Unlike the device physicist, the user is not overly concerned with the details of device phenomena. Specifications which can be unambiguously interpreted, and which can be related to actual storage system operating conditions are the prime concern.

1.1.1 Background

IEEE Standard 581-1978 provides an authoritative description of retention and endurance in the context of an MNOS memory transistor. Endurance is defined as the number of write high-write low cycles accumulated before any defined unacceptable changes in device properties occur. Retention is defined as being the time period between the instant of writing an MNOS transistor into a given state and the instant when either state becomes indistinguishable from the other.

The two states of the memory transistor are referred to using various terms. The HC (high conduction) state or erased state is the threshold voltage level resulting from a write-high pulse. The LC (low conduction) state or written state is the threshold voltage level resulting from a write-low pulse.

The phenomena and concepts of transistor endurance and retention apply in a general way to the more complex case of memory cell endurance and retention. The MNOS BORAM integrated circuits employ two-transistor cells. Whenever data is written into a cell, the individual transistors in the cell may be erased and written. Changes in transistor characteristics affect cell behavior.

Data is stored in a cell by an erase-write sequence. First, both transistors are pulsed into the HC state (erased). Then depending on the data, one or the other of the transistors is pulsed into the LC state (written). The cell is constructed such that the difference in the threshold voltages of the transistors is sensed to determine whether a logic ONE or logic ZERO was stored. This difference voltage is often called the window voltage.

Because of charge decay in the individual transistors, the window decays with time. For time periods of most interest, the window closure is observed to be linear with the log of elapsed time. When the window closes to less than 100 mV, the ability of the on-chip sense amplifier to reliably distinguish ones and zeros becomes suspect. Therefore, projected closure to 100 mV can be taken as an estimate of retention time.

Erase-write cycling causes changes in window size and in decay rate. Figure 1-1 shows the changes observed in one particular cell. The slope is usually stated in volts per decade. The window magnitude is usually expressed as a voltage at a specific read-delay time. For Westinghouse BORAM data, the projected window voltage at 1 hour is used.

For a given MNOS device, the magnitude of change due to erase-write cycling depends on the applied voltage waveforms. Higher voltage amplitudes can cause rapid degradation. Transition times and pulsewidths can affect the transistors. Efforts at characterization must always be documented in the context of the specific erase-write waveforms employed.

1.1.2 Endurance-Retention Interdependence

Because of the changes which occur in the cell window with accumulated erase-write cycles, retention and endurance cannot be specified independently. For a given set of erase-write waveforms, the higher the endurance stress the lower the retention.

For the BORAM 6000 series of MNOS integrated circuits, most characterization work has centered around the use of one standard set of erase-write conditions. Devices are erased using +25 volts for 1 millisecond. Writing is accomplished using -25 volts for 0.2 millisecond.

Preliminary data for these particular operating conditions led to the development of a simplified "rule of thumb" visualization of the endurance-retention relationship. Figure 1-2 summarizes this concept by showing a region of feasible device operation. A primary motivation for the experiment described in this report was to explore the validity of figure 1-2.


The realm of interest is bounded by the line $Nt_R = 10^{12}$ cycle hours and the line $t_R = 10^6$ hours. The constant product of endurance cycles and projected retention was suggested by transistor test data (it was simply an observed trend in empirical data, and is not suggested as being fundamental in nature). The termination of the area at 10^6 hours was on the grounds that most human beings are not interested in retention times exceeding 114 years.

In a more general context, a user would be free to choose different erase and write waveforms. For different operating conditions, figure 1-2 would have to be reconsidered. Different boundary conditions should be developed for different erase-write conditions.

1.1.3 Practical Endurance-Retention Specifications

Retention and endurance specifications for different applications can be developed in the context of figure 1-2. Practical specifications must consider the realities of testing for verification. Derating from the limits of device capability should be practiced to ensure reliability, and to ease the demands on device screening procedures.

Analysis of application requirements is the proper starting point. Over the lifetime of the proposed storage system, what is the expected maximum accumulation of erase-write cycles on a single cell? What is the minimum tolerable nonvolatile data retention time?



U

Figure 1-1. BORAM Memory Cell Window Decay Characteristic




Figure 1-2. Retention and Endurance Specifications for BORAM 6000 Series Integrated Circuits

Usually one or the other factor is more important. In the case of drum and disc replacement applications, lifetime accumulations of 10^7 cycles occur frequently, and a specification of 10^8 cycles provides adequate margin. Retention times of a week or so would be adequate in most cases because data refresh is easily accomplished. A specification of 4,000 hours was selected as being compatible with figure 1-2, and providing a very confortable margin for field use.

For many other applications, the driving function is retention rather than endurance. The storage of computer programs for example is a read mostly application. Here retention times of 3 to 5 years are frequently requested. Specification of 10⁶ cycles is compatible with the retention requirement, and provides generous operating margin.

1.2 ENDURANCE-RETENTION EXPERIMENT

A significant experiment on retention time after endurance stress has been conducted on the Westinghouse BORAM MNOS memory cells. Measurements of retention were collected on 512 BORAM memory cells for over 8,600 hours. Analysis of the data provides a useful guide to application of this MNOS nonvolatile memory product.

1.2.1 Objective and Plan

The objective of this experiment was to establish the endurance-retention capability of the BORAM MNOS process and memory cell design by collecting retention data on a sufficient number of cells which had been subjected to various endurance stresses. Those memory cells were to be in operating LSI memory arrays, in contrast to previous experiments on isolated single cell or single transistor test structures. Because this was a first experiment on a large number of cells, a second objective was to establish a methodology for such evaluations, to discover problems to avoid and improvements to add to future experiments.

The plan for this experiment was to subject certain memory cells in the memory array of many functional memory devices to various levels of endurance stress and to determine the retention time for those cells. The experiment is best described as three steps. First, 16 cells of the memory array in 16 MNOS parts were subjected to a range of endurance stresses. The 16 cells are one row in the memory array. Second, a pattern was written into each array. Third, the difference between the two-memory transistor threshold voltages were measured for each cell in the stressed row and for an unstressed row, at intervals of time after write which extended from 2 hours to over 8,600 hours. In all, over 4 million cell-hours of endurance-retention data has been collected and analysed. The analysis has included calculation of the window voltage decay rate for each cell and estimation of the retention time for each cell.

In the following paragraphs the memory device chosen as the test vehicle is described, the method of test is explained, and the test results are presented. These results are found to be in good agreement with previous data on retention time after endurance stress for Westinghouse BORAM MNOS memory parts.

1.2.2 The MNOS Test Vehicle

The Westinghouse BORAM MNOS process is used for several electrically alterable nonvolatile memory parts. One of these parts is a 1024-bit alterable ROM, called the 1K AROM, mask set number 6020. It was chosen as the test vehicle for this endurance-retention evaluation of the BORAM process because: (1) it has a memory transistor threshold test feature, (2) the memory transistor cell is processed in the same manner as for BORAM memory parts, and (3) the memory

cell design is the same as that used in BORAM arrays. The test circuitry incorporated in this part permits making analog measurement of the threshold voltage for each of the two memory transistors per cell in each one of the 1024 memory cells in the array. The test circuitry requires one terminal for test enable (T) and two test point terminals (+ and -) per detection circuit. The AROM 6020 has only one detection circuit, being organized 1024 by 1, so the test feature was designed into the device without significant die area or package terminal penalty. This feature is not practical in the BORAM parts because there are 32 detection circuits. The die area and terminal or wire bonding penalties would be prohibitive.

Figure 1-3 shows the memory threshold test circuitry in a simplified schematic of the 6020 device. In normal operation, the test enable terminal (T) is LOW, connecting the memory transistor source lines to the detection latch and decoupling the test points (+ and -) from those source lines. When the test enable terminal (T) is HIGH, to enable this memory transistor threshold voltage test feature, the source lines are connected to the test points and decoupled from the detection latch. Other circuitry omitted for clarity simulates the loading of the detector on the source lines. In this mode, the test points are first precharged to VCC (+15V). Then the selected pair of memory transistors operate in source follower mode to discharge each test point to a voltage level which is the memory transistor threshold voltage above ground (the gate voltage of the selected memory transistor pair). On the Macrodata MD-501 automatic tester, after a delay sufficient for each source follower waveform to reach steady-state, a high impedance voltage sense circuit samples the voltage at each test point. Each sample is converted to digital form. The two digital voltage values are substracted and outputted on the line printer. The tester deselects the part by dropping the CS waveform LOW, thereby precharging the test points, decoders and other internal circuitry, increments the address to the next memory cell, selects the part by raising CS HIGH, and repeats the measurement.

This circuitry for determining the memory window voltage has been designed into several MNOS memory parts at Westinghouse. It has been used successfully on all these parts to measure memory transistor threshold voltages, thereby to determine the window voltage and decay rate and to estimate retention time.

1.2.3 The Test Method

The methods and procedures used in this experiment on retention and on the effects of endurance stress on retention are described in three parts. First is the method of subjecting the parts to endurance stress with some comments on selection of parts. Second is writing each part with the "zero time" retention pattern. Third is the method of measuring the thresholds of the memory transistor.

1.2.3.1 Endurance Stress

Endurance stress testing for these MNOS parts involves erasing a set of memory cells, writing each cell to a certain state, erasing the set of cells again and writing each cell to the complementary state. By repetition of these two erase-write cycles, the desired endurance stress is accumulated. These two erase-write cycles have caused each transistor in each of the memory cells to have had two reversals of threshold level. Therefore, the number of erase-write cycles is the number of reversals. These are generally termed endurance stress cycles.




Figure 1-3. 6020 Cell Window Measurement Circuitry

The AROM 6020 has row erase capability, so that one row of 16 memory cells can be cyclestressed with the remaining 63 rows remaining unstressed. The first row was chosen for cycle stress and the second row was used as an unstressed control row. Parts were stressed using the standard BORAM voltages and erase and write times of 1,000 μ sec erase and 200 μ sec write pulsewidth. That row was first erased, then each cell in turn was written, requiring somewhat over 4.2 msec per erase-write (16 cells) cycle. For 10^4 cycles, only 42 seconds are required; for 10^6 cycles, 1 hour 10 minutes is necessary, and for 10^8 cycles nearly 5 days elapse.

Sixteen AROM 6020 parts from two process lots were made available for this experiment. The parts were not screened nor especially selected. The endurance stress on the first row of these parts was as follows:

Quantity of parts: 2 2 4 3 3 2 (for control) Endurance cycles: 10^4 10^5 10^6 10^7 10^8 zero

A laboratory test set, which displays the stored bit pattern of an AROM on a CRT, was used to run repetitive erase-write cycles with a checkerboard pattern, alternating with the complement (CKBD and CKBD*). A thumbwheel control was used to preset up to 10⁵ cycles. The timing and voltage was adjustable to the standard BORAM values. This test set was used for endurance stress at 10⁴, 10⁵ and 10⁶ (by running 10⁵ ten times). Because internal circuitry was designed for CRT display, there is considerable "dead time" between stress cycles, so that 10⁵ cycles took 1 hour 23 minutes.

For endurance stresses of 10⁷ and 10⁸, a microprocessor-controlled burn-in system was used. Programming the KIM-1 microprocessor permitted application of the same BORAM standard timing. The stress pattern written into the first row was 1001100... (9999 in hexadecimal) and the complement (6666 in hex), on alternate cycles. This system had the advantage of stressing several parts in parallel.

1.2.3.2 Retention Pattern Write

After the parts were endurance stressed with the cycles desired, each was erased and written, and the time of writing noted. This is the zero reference time for the retention measurements and for analysis of retention slope. The parts were written in the AROM lab test set and immediately read on the Macrodata MD-501. Two patterns were used for the retention test. Most parts were written with all ONEs; several parts were written with a checkerboard (CKBD) pattern. The CKBD pattern is generated by the AND of the least significant row address bit and the least significant column address bit: A0-A4.

1.2.3.3 Transistor Threshold Measurement

An electrical test program written for the Macrodata MD-501 automatic tester was used for all threshold measurements. A sample and hold voltmeter with 100 megohm input impedance is used to sense the voltage at each of the two test points (+ and -). It samples with an aperture of about 30 nsec, then holds for the analog to digital conversion. Each test point has a 20 megohm pullup to VCC (+15V), chosen to optimize response and minimize loading. The test program turns power ON, sets up each address in sequence, pulses chip select, waits 50 μ sec for this high impedance measurement to stabilize, then takes the sample at the (+) terminal and converts. The program next pulses chip select, waits 50 μ sec and takes the sample at the (-) terminal). Then the program sets up the next address and repeats, continuing through all 1024 addresses. Under program control, the

two measurements at each address are subtracted, while the next address is setting up, and the absolute value of the difference is printed. Test procedure includes incorporating the serial number of the part, and the date and time of reading with the test printout.

The parts were separated into three groups according to when endurance stress was complete. The write and first several reads were on 3, 8 and 11 May 1978. Readings were reported at one third to one decade intervals of time, each carefully recorded. The most recent readings were of all parts together, on 11 November 1978 and on 9 May 1979. These readings spanned a year, on 16 parts, with 16 stressed memory cells and 16 unstressed cells, for a total of 4.49 million memory cell-hours of retention data.

1.2.4 The Test Results

The purpose of this experiment was to determine the endurance-retention performance of BORAM processed memory cells as a guide to the application of BORAM memory systems. The purpose of this analysis of the data obtained is to establish the appropriate limits of application. As an example of considerations involved in evaluating the data, a careful study revealed that several parts had atypically good retention characteristics. These were not included in any averaging to establish application limits.

In the following paragraphs the method of processing the data is first described. Results of data evaluation for each part separately are presented. Then the analysis of data for all parts collectively is shown.

1.2.4.1 Initial Data Processing

The printout from the Macrodata MD-501 automatic tester is a set of 16 values per row for each 6020 part, taken at each time of measurement. The values are differences between the threshold voltages of the two memory transistors in a cell, indicative of the memory window. Several rows were printed each time, including the first row which was endurance stressed and the second row which was unstressed, and served as a control.

Some parts were measured at 11 different times, ranging from 30 seconds after write to 8,904 hours (371 days) after write. Other parts were measured eight or ten times covering the same span of time.

Because there is generally a change of decay rate in the vicinity of an hour, the measurements made earlier than 2 hours were not included in the data analysis. From the five to seven sets of printouts for times between 2 and 8,904 hours, five sets were chosen for each part, eliminating some data where the tester or printer was clearly malfunctioning.

The data from the Macrodata MD-501 automatic tester printout and the accompanying accumulated hours since the part was written were entered into an HP9825A computer for tabulation, evaluation, analysis and summary. For each part at each time of measurement, a set of 16 values represented the cells of the stressed row, and a second set of 16 values represented the cells of an unstressed row. This data taken at five different times was assembled by the computer into two 16 by 5 matrices of values. The computer was programmed to compute a least squares fit to a linear equation of the difference voltages as a function of log time for the five data values per cell. Results of this calculation include the slope (decay rate in mV per decade of time), the intercept (window voltage in mV at 1 hour, i.e., zero on the log time axis) and the correlation coefficient of fit to the

line. In addition, an estimate of retention time was made using 100 mV as the minimum voltage difference which can be reliably read by the detection circuit in BORAM memory parts. This estimate is simply a calculation of the time at which the straight line fit reaches 100 mV.

The computer stored all this data and results of calculations on magnetic tape for reference. It printed a working data sheet for each part, showing all measurement values in a matrix format and listing the results of the least squares fit. Also calculated were the mean and standard deviation (sigma) for each row of 16 cells for each time of measurement. Finally, a least squares fit to these average values was computed and printed.

1.2.4.2 Study of Data on Individual Parts

The 16 samples used for this experiment were chosen randomly from a previously unscreened population. Availability of the computer data summary provided the first opportunity to examine the detail characteristics of each sample, and to view the consistency of the data.

Three parts were dropped from the sample because of grossly atypical characteristics which would have caused rejection during normal device screening. The irregularities were small initial windows which differed significantly from that for neighboring cells. The BORAM margin test conducted at reduced write voltage eliminates devices of this nature.

Another observation based upon study of individual cell performance on all parts is that the last two cells in the first row have generally larger voltage differences than all other cells. Specifically, the 16th cell ranks first for 10 of 14 parts. In those parts, the value for the 16th cell is about 3 sigmas above the mean for the row. The value for the 15th cell ranks first for 7 of 14 parts, by about 2 sigmas. As a result, the estimates of retention time for these cells are significantly longer, by 2 to 5 decades.

There are layout considerations which indicate that the end memory cells, especially in the first row of the array, could have superior retention performance. Another significant finding gained from measurement of voltage differences on the AROM lab test set was that the Macrodata MD-501 had omitted printout of the reading for cell 0, the first memory cell of the array. Thus the first 16 readings printed by the MD are for memory cell numbers 1 through 15 of the first row, and for the first cell of the second row. Because the second row was not stressed, this finding accounts for the 16th reading having a significantly larger value. Clearly, the 16th printout value should be excluded from analysis of stressed cells. Also, for the reasons earlier noted, the 15th printout value which is the last cell in the first row, should be excluded from further analysis directed toward determining an endurance-retention limit for system applications. Accordingly, the analysis which follows was based upon memory cells 1 through 14 of the stressed row on each part, omitting cells 0 and 15.

The data for each of these 13 parts is shown in tables 1-1 through 1-13. The title for each table includes the serial number of the 6020 part and the date when the part was written, hence when the retention test started. Also given is the number of endurance cycles. For the one part that was not endurance stressed, 100 endurance cycles were assumed, to account for the regular and experimental testing of such parts. The 100 clear-write cycles are shown in the title as 1E2. Each table shows the differential cell voltages measured on the Macrodata MD-501 automatic tester, in millivolts, for each cell at each of the five times measured. The results of the least squares fit for a linear equation in voltage difference as a function of log time are given for each cell. The measure of fit is

shown by the "corr. coef." entry, the majority of which are 0.999 or 1.000. The slope of the line is decay rate, given by "mV/decade." The intercept of the line is the window voltage at 1 hour (where log t=0), shown by the "mV at 1 hour" entry. The estimate of retention time is denoted "hours to 0.1V" because 100 mV sensitivity is the appropriate limit of detection. These estimates are presented in exponential powers of ten notation, e.g., 4,000 hours is printed 4.00E03. A few values for 1 through 10 years are given here for reference and ease of interpretation:

1 year 2 years 5 years 10 years 8.77E03 1.75E04 4.38E04 8.77E04

Data for the 14 unstressed cells of each part was studied but not plotted. The same calculations of fit to a linear voltage vs log time relationship were made with good success. Virtually all the coefficients of correlation were 1.00. The mean of window voltage decay rate, rv, was between 341 and 407 mV per decade, with exception of one at 158. The overall mean for all parts was 354 mV per decade. Standard deviation of rv for each part was between 3 and 18 mV per decade. The means of window voltage at one hour, V₁, ranged from 3848 to 4451 mV, with an exception at 2145 mV. The standard deviations were between 14 and 217 mV. These are all rather tightly grouped. Estimates of retention time for these unstressed (under 100 cycles) parts ranged from 1.05E10 to 1.05E13 hours, the shortest of which is over one million years. In all, the unstressed parts performance was fairly consistent.

1.2.4.3 Analysis of Data on All Parts

A working summary of the computations for each part was developed by an additional computer program. The parts were ranked in order of increasing endurance stress and listed with the key parameters for study, plotting and evaluation. This effort was directed toward presentation of the endurance-retention data in a manner which is both informative and useful for applications guidance. The first two parameters of interest were those of the linear fit of window voltage to log time for each part. These parameters, window voltage decay rate (ry) and window voltage at 1 hour (V₁) were plotted vs the endurance stress in erase-write cycles (N), and are shown in figures 1-4 and 1-5. The mean values are plotted as small circles with one standard deviation shown by a range bar. The data is reasonably consistent in that the standard deviations are less than 7 percent of the respective means, generally around 4 percent. In figure 1-4, two parts stressed at 106 cycles and two at 10⁷ are seen to have smaller decay rates (rv) than other parts of the same stress. In figure 1-5, the same four parts have larger windows at one hour (V₁) than other parts of the same stress, although the separation is less apparent here than in figure 1-4. Because the purpose of the analysis is to develop a guide to system applications, these four parts with superior decay characteristics are set aside. Using the data for the remaining nine parts, least squares fits were computed for ry and V₁ vs log N. These are shown in the same figures. They provide a good indication of the decay rate and window size to be expected from the BORAM process.

The summary of data for all parts included the estimates of retention time (t_R). The standard deviation of t_R over the 14 cells of each part was computed. But because one standard deviation each side of the mean includes only 68 percent of all parts, assuming a normal distribution, a wider range was computed. A factor of 1.96 times the standard deviation was chosen, to include 95 percent of the population. Actually, because parts with t_R on the high side of the mean are of no concern, attention should be focused on the low side. About 97.5 percent of the population should lie

Table 1-1. Retention Characteristic for 14 Cells From Part 6020 Serial 131 (Retention Test Started 8 May 1978 After 1E7 Erase-Write Cycles)

CELL 7	2889 2889 2888 8885 888	1,000 -387 3589 1,05E09	CELL14	2938 2338 1915 848	0.999 -416 3459 1.18E08
⁄olts CELL 6	28 28 28 28 28 28 28 28 28	0.999 -416 3489 1.39E08	olts CELL13	328 2815 2676 2896 896	1.000 -455 3874 1.93508
DIFFERENTIAL CELL VOLTAGE millivolts CELL 2 CELL 3 CELL 4 CELL 5 CELL	3278 2805 2665 2175 2115	0.999 -444 3841 2.64E08	CELL VOLTAGE Millivolt	3266 2686 2526 1916	1.000 -489 3824 4.07E07
ELL VOLTE CELL 4	2000 2000 1000 1000 1000 1000 1000 1000	6.999 -473 3798 6.65E87	ELL VOLTE	882888 88888 88888 8888 8888 8888	1.000 -391 3590 8.37508
RENTIAL CELL 3	200 200 200 201 201 201 201 201 201 201	0.999 -381 3522 9.51E08	DIFFERENTIAL (LL 9 CELL10	2966 2966 19966 19955 7955	0.999 -415 3479 1.40E08
DIFFE CELL 2	11222 00000 00000 00000	6.999 -489 3498 1.91588	DIFFE CELL 9	2336 2836 2198 21195 8	1.000 -456 3896 2.07E08
CELL 1	22888 2888 2888 2888 2888 2888	0.999 -434 3837 4.03E08	CELL 8	32695 2695 26535 1985 1985 1985	1.000 -482 3821 5.17E07
READ DELAY hours	2.58 8.58 1.88	corr. coef. my secade to the thour hours to .1V	READ DELAY hours	2.92 2.56 3.66 1.66 66	corr. coef. MV/decade MV at 1 hour hours to .1V
READ	212.51 212.51 428.50 8781.00	corr.	READ	212.59.9 428.51 8781.00	corr. mV/de mV at hours

-

T Second

10000

I

Transition of the last

Name of Street, or other Persons

Table 1-2. Retention Characteristic for 14 Cells From Part 6020 Serial 134 (Retention Test Started 11 May 1978 After 7E5 Erase-Write Cycles)

6 CELL 7	2795 2356 2356 1576 1485	9 0.999 3 -514 6 3.78E06	13 CELL14 5 2750 8 2654 8 1546 9 1546	0.97 -55 361 2.34E0
livolts .5 CELL	22 22 22 23 24 24 25 26 26 27	8.999999999999999999999999999999999999	1111001ts ELL12 CELL1 2735 2340 2095 2120 1535 1550	φυ4H φυ4α
ai1 ELL	2346 2346 15125 1555 1665	1.000 -508 3442 3.77506	HGE CE	0 0 4 H
ERENTIAL CELL VOLTAGE CELL 3 CELL 4 (2745 2315 2090 1540 1460	0.998 -505 3417 3.70E06	2776 2346 1546 1546	0 to 4 m
FERENTIAL 2 CELL :	2745 2300 2105 1540 1450	8.999 -506 3419 3.58E06	FERENTIAL 0 9 CELL10 2770 2345 2120 1560 1475	. ω + π α
DIF 1 CELL	2758 2368 2168 1558 1478	6.9988 -500 3408 4.09505	22455 23455 10555 21265 10555	_ Ω Ω Ω Ω
CELL	2778 2345 2136 1576 1475	6.999 -508 3453 4.00506	CELL 22440 28310 1535 1535	0 to 4 m
READ DELAY hours	24.46 144.56 360.86 4875.66 8713.66	corr. coef. mV/decade mV at 1 hour hours to .1V	READ DELAY hours 24.40 144.50 360.80 4875.00	corr. coef. mV/decade mV at 1 hour hours to .1V

Table 1-3. Retention Characteristic for 14 Cells From Part 6020 Serial 148 (Retention Test Started 3 May 1978 After 1E2 Erase-Write Cycles)

READ DELAY hours	CELL 1	DIFF CELL 2	ÉRENTIAL (CELL 3	CELL VOLT CELL 4	TAGE williv	volts CELL 6	CELL 7
7.66 75.88 551.68 5857.88 8984.88	88888 88888 88888 88888 88888 8888	2222 2222 2222 2222 2222 2222 2222 2222 2222	W	3495 3150 2810 2475 405	0000000 000000 000000 0000000	88888888888888888888888888888888888888	
corr. coef. mV/decade mV at 1 hour hours to .1V	0.949 -296 3771 2.41E12	1.000 -353 3686 1.44E10	1.000 -352 3815 3.66E10	1.000 -360 3813 2.10E10	1.000 -361 3889 3.13E10	1.000 -362 3840 2.17E10	1.000 -358 3897 4.12E10
READ DELAY hours	S CELL 8	DIFF CELL 9	ERENTIAL (CELL10	CELL VOLT	AGE milli	ivolts 2 CELL13	CELL14
7.66 75.88 551.68 5987.88	3522 2888 2848 2448 365 365 365 365 365	88888 8888 8888 8888 8888 8888 8888 8888	300 317 200 200 200 200 200 200 200 200 200	3615 386 3865 2888 2888 2888 2888	00000000000000000000000000000000000000	% % % % % % % % % % % % % % % % % % %	0000000 0000000 0000000 0000000
corr. coef. mV/decade mV at 1 hour hours to .1V	1.000 -362 3847 2.19E10	1.000 -362 3888 2.86E10	1.000 -365 3854 1.98E10	1.888 -368 3933 4.47E18	1.000 -362 3914 3.44E10	1.888 -368 3937 4.57E18	1.000 -362 3900 3.18E10

Constant Contract Production

Total Total Total

Table 1-4. Retention Characteristic for 14 Cells From Part 6020 Serial 151 (Retention Test Started 8 May 1978 After 1E6 Erase-Write Cycles)

CELL 7	222238 22338 2315 3315 3515 35	1.000 -378 3816 6.86E09	CELL14	29378 29378 2845 2368 68	1.000 -383 3862 6.71509
ivolts 5 CELL 6	ა ი	1.000 -374 3817 8.64E09	ivolts 2 CELL13	00000000000000000000000000000000000000	1.000 -389 3968 9.00E09
GE mill CELL	000000 000000 000000 000000	1.000 -391 3991 8.71E09	AGE mill CELL1	88888888888888888888888888888888888888	1.000 -396 4024 8.05E09
CELL VOLTA 3 CELL 4	000000 400000 60000 70000 80000	1.888 -383 3963 1.21E18	CELL VOLT	WWW WW W W W W W W W W W W W W W W	1.000 -375 3837 9.23E09
FERENTIAL 3	22222 2322 2322 2322 2322 2322 2322 23	1.000 -376 3768 5.73E09	ERENTIAL (CELL10	ა ი ი ი ი ი ი დ 8 4 ა 4 ზ ა ა ი გ ა ი ა ი ი ი	1.000 -378 3829 7.53E09
DIFF CELL 2	22222 22222 22222 22222 22222 22222	1.000 -374 3768 6.37E09	DIFFI CELL 9	000000 400000 700000 600000	1.000 -389 3983 9.41E09
CELL 1	88888888888888888888888888888888888888	1.000 -379 3939 1.32E10	8 TT30	888888 748888 748888 84848 848	1.000 -387 3980 1.03E10
READ DELAY hours	19.92 212.50 428.50 4947.00 8781.00	corr. coef. mV/decade mV at 1 hour hours to .1V	READ DELAY hours	19.92 212.50 428.50 4947.00 8781.00	corr. coef. mV/decade mV at 1 hour hours to .1V

Table 1-5. Retention Characteristic for 14 Cells From Part 6020 Serial 152 (Retention Test Started 8 May 1978 After 1E6 Erase-Write Cycles)

~	พออออ	ଷଦ୍ୟର	4	លេខ២៣	© © → ©
CELL	ഡെഗഗഗ ഡമയ44 യമയമെ	1.00 -37 387 1.16E1	CELL	დ დ თ თ თ დ დ დ 4 4 დ დ დ დ 1	1.00 -37 386 1.48E1
-1 5 CELL 6	600000 60000 60000 4000 61000	1.000 -368 3817 1.29E10	olts CELL13	ააგის გიგის 11884 11886 მს იმმ	1.000 -396 3934 68E09
_	88888888888888888888888888888888888888	1.000 -389 3936 7.30E09	AGE millivolts CELL12 CE	000000 40000 40000 900000	1.000 -399 3958 4.55E09
3 CELL 4 CE	000000 40040 11000 20000	1.888 -391 3921 5.91E89	CELL VOLTAGE CELL11 C	88888 8888 8888 8888 8888 8888 8888 8888	1.000 -364 3842 1.89E10
S CELL 3	882888 88888 8888 8888 8888 8888 8888	1.000 -367 3845 1.62E10	ERENTIAL (822222 82222 8223 8223 888	1.800 -368 3826 1.30E10
רברר כ	88888888888888888888888888888888888888	1.000 -360 3803 1.94E10	DIFF CELL 9	000000 400000 400040 000000 000000	1.000 -393 3931 5.66E09
CELL 1	38828 8888 8888 8888 8888 8888	1.000 -385 3923 8.68E09	CELL 8	342 3812 2881 23478 895 895	1.000 -392 3925 5.75E09
	9 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	corr. coef. mV/decade mV at 1 hour hours to .1V	DELAY	9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	corr. coef. mV/decade mV at 1 hour hours to .1V
Sunou	19.92 212.50 428.50 4947.00 8781.00	av/de	READ	19.92 212.50 428.50 4947.00 8781.00	corr. mV/dec mV at hours

Total Intel Intel

Total Comment

Total Control

II

I

Table 1-6. Retention Characteristic for 14 Cells From Part 6020 Serial 153 (Retention Test Started 8 May 1978 After 1E7 Erase-Write Cycles)

I I I

I

CELL 7	323 2736 2736 2236 2145	1.000 -411 3754 7.68E08	CELL14	3128 20188 20188 1998	8.999 -429 3664 2.84E88
volts CELL 6	3128 2667 2518 2888 1995	0.999 -427 3661 2.20E08	millivolts ELL12 CELL13	35 35 25 25 25 35 36 36 36 36 36 36 36 36 36 36 36 36 36	1.888 -441 4884 1.18E89
DIFFERENTIAL CELL VOLTAGE MIllivolt LL 2 CELL 3 CELL 4 CELL 5 CI	88888888888888888888888888888888888888	1.000 -444 4079 9.16E08	0	3425 2948 2396 2296 2215	1.000 -460 4014 3.21E08
CELL VOLT CELL 4	2460 2948 2765 2786 21986	1.0000 3.4600 3.989 2.83E08	CELL VOLTAGE CELL11	3215 245 2646 2216 126	0.999 -413 3735 6.44E08
ERENTIAL CELL 3	50000000000000000000000000000000000000	0.979 -396 3642 8.70E08	FERENTIAL 9 CELL10	3185 2645 2878 2878 1995	0.999 -422 3637 2.44E08
DIFF CELL 2	3196 2439 2495 1956	0.976 -4066 3539 3.02508	DIFF CELL 9	ഡെ ഒരു ഒര ഒരു ഒരു ഒരു ഒരു ഒരു ഒരു ഒരു ഒരു ഒരു	1.999 -449 4169 8.61E08
CELL 1	3599 3969 2915 3355	1.000 -442 4079 1.01E09	CELL 8	3428 2938 2388 22388 1288	1.666 -459 4865 3.15E68
READ DELAY hours	19.92 212.50 428.50 4947.00 8781.00	corr. coef. mV/decade mV at 1 hour hours to .1V	READ DELAY hours	19.92 212.50 428.50 4947.00 8781.00	corr. coef. mV/decade mV at 1 hour hours to .1V

Table 1-7. Retention Characteristic for 14 Cells From Part 6020 Serial 156 (Retention Test Started 3 May 1978 After 1E4 Erase-Write Cycles)

DIFFERENTIAL CELL VOLTAGE millivolts CELL 1 CELL 2 CELL 3 CELL 4 CELL 5 CELL 6 CELL 7	3705 3370 3710 3380 3730 3765 3360 2965 3365 2980 2980 2980 3410 2985 2555 2990 2565 3000 2565 3030 2560 2120 2570 2125 2575 2130 2605 2485 2025 2480 2035 2490 2520	6.32E09 1.88E08 6.16E09 1.90E0 0.999 1.89E08 6.30E09	LL 8 CELL 9 CELL10 CELL11 CELL12 CELL13 CELL 385 3765 3385 3760 3420 3745 340	2589 3419 2589 3419 3818 3385 2985 2578 3828 2579 3828 2595 3888 2578 2125 2688 2145 2595 2155 2588 2135 2838 2518 2858 2518 2868 2495 2858	1.000 0.999 1.000 0.999 1.000 0.999 1.000 -448 -417 -441 -416 -449 -415 -447 3797 4160 3785 4154 3830 4133 3804 1.78E08 5.35E09 2.31E08 5.49E09 2.00E08 5.18E09 1.94E08
READ DELAY hours CELL 1	20000 00000	.146 040 040 000	AY CELL	0 to	944 979 979

A CONTRACTOR OF THE PERSON OF

Total Section 1

Times I

The same of

H

Table 1-8. Retention Characteristic for 14 Cells From Part 6020 Serial 267 (Retention Test Started 11 May 1978 After 1E8 Erase-Write Cycles)

L

I

CELL 7	200 10050 1060 110	6.975 - 2552 277E64	CELL14	2978 1488 9580 9580 7580 758	0.980 -563 2994 1.38E05
volts CELL 6	2638 1416 1165 668 645	6.991 -5554 2763 6.00E64	ivolts 2 CELL13	2688 1178 1135 658 618	0.976 -543 2606 4.13E04
AGE millivolts CELL 5 CE	2625 1405 1165 660 640	6.991 -5533 -97E64	TAGE milli	2598 1128 1895 528 595	0.972 -545 2582 3.59E04
CELL VOLTAGE,	22 20 20 20 20 20 20 20 20 20 20 20 20 2	8.000 1.000 2.000 0.000 0.000 0.000 0.000 0.000	CELL VOLTI	255 1111 1886 5685 5485	0.975 -553 2583 3.08E04
ERENTIAL CELL CELL 3 CE	22 02 11 19 19 19 19 19 19 19	8.25089 2.25088 8.290888	ERENTIAL CELL10	2599 1165 1130 655 625	0.975 -537 2591 4.36E04
DIFF	2649 11485 6853 6853	0.991 -561 2716 4.64E04	DIFF CELL 9	2565 1135 1185 625 598	0.975 -539 2567 3.78E04
CELL 1	2585 1315 568 468	0.995 -5993 2.28E04	CELL 8	25335 1868 1835 458 658	0.977 -561 2545 2.30E04
READ DELAY hours	2 N 0 2 2 2 2 2 2 2 2	corr. coef. mV/decade mV at 1 hour hours to .1V	READ DELAY hours	2 N 0 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	corr. coef. mV/decade mV at 1 hour hours to .1V
READ hours	2.66 144.56 366.86 4875.66	corr. mV/dec mV at hours	READ	2.66 144.56 366.86 4875.66 8713.66	corr. nV/dec nV at hours

Table 1-9. Retention Characteristic for 14 Cells From Part 6020 Serial 269 (Retention Test Started 3 May 1978 After 1E4 Erase-Write Cycles)

CELL 7	22.00 22.00 22.00 22.00 26.00 60 60	• 1 8 8 • 4 4 9 8 • 6 8 9 8 • 8 9 9 9	ELL14	88888888888888888888888888888888888888	. 666 3782 8688 8688
9	io n n n io	2.2	၁ ၁	กออทอ	9 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4
livolts 5 CELL	3398 2988 2518 2018 2018	1.808 -418 3.53E08	volts CELL1	000000 000000 000000	0.999 -437 4026 9.34E08
mil ELL	20000000000000000000000000000000000000	6.999 1.4833 3.9885 9.358888	AGE millivolts CELL12 CE	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	1.000 -430 3734 2.78E08
CELL VOLTAGE 3 CELL 4 (8 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1.000 -422 3704 3.49E08	CELL VOLTAGE CELL11	35 35 20 20 20 20 20 20 20 20 20 20 20 20 20	1.000 -437 3976 7.48E08
ERENTIAL CELL	uuunu ana ana 400 400 140 140 140 140 140 140 140 140	1.000 -427 4034 1.61E09	FERENTIAL 9 CELL10	00000000000000000000000000000000000000	1.000 -432 3691 2.03E08
DIFF CELL 2	33 23 23 23 23 23 23 23 23 23 23 23 23 2	1.000 -428 3773 3.76E08	DIFF CELL 9	3578 3188 2775 2248 2248	1.000 -439 3977 6.66E08
CELL 1	666777 666777 66676 66686 66686	0.999 -426 4075 2.14E09	S CELL 8	3318 2898 2898 2898 2888 2888 2888	1.000 -431 3691 2.11E08
READ DELAY hours	7.66 75.00 551.60 5957.00	corr. coef. mV/decade mV at 1 hour hours to .1V	READ DELAY hours	7.66 75.00 551.60 5057.00	corr. coef. MV/decade MV at 1 hour hours to .1V

Total Total

No.

Tomas A

I

100.00

Parison a

Table 1-10. Retention Characteristic for 14 Cells From Part 6020 Serial 270 (Retention Test Started 3 May 1978 After 1E5 Erase-Write Cycles)

CELL 7	3465 2656 2656 2756 2756 2756	1.000 -461 3889 1.67E08	CELL14	315 2685 1815 1735	1.000 -468 3562 2.50E07
volts CELL 6	3188 2633 1778 1698	1.000 -465 3504 2.12E07	ivolts 2 CELL13	222233 22223 22223 2223 2223 2233 2233	0.999 -469 3937 1.50E08
AGE millivolt CELL 5 C	3844 3844 2615 2014 86	0.999 -464 3881 1.39E08	TAGE milli	3165 2700 1820 1745	1.000 -470 3575 2.52E07
CELL VOLTAGE CELL 4	3118 2655 2228 1778 1685	1.0000 -471 3527 1.90E07	CELL VOLTI CELL11	348 3676 2646 20176 868	0.999 -466 3916 1.52E08
FERENTIAL (247 2648 2648 2688 2688	0.999 -462 3906 1.75E08	ERENTIAL (CELL10	2009 2009 2009 2010 2010 2010 2010	1.000 -468 3557 2.44E07
DIFFE CELL 2	0.000 000 0.000 0.000 0.000 0.000 0.000 0.000 0.000 0.000 0.000 0.000 0.	1.000 -460 3515 2.63E07	DIFFE CELL 9	8868 8868 8868 8888 8888 8888 8888	1.000 -463 3853 1.29E08
CELL 1	3478 2645 2645 2645 2695 3695	0.999 -459 3901 1.90E08	CELL 8	3182 2228 1788 1788	1.000 -465 3515 2.22E07
READ DELAY hours	7.66 75.00 551.60 5057.00	corr. coef. MV/decade MV at 1 hour hours to .1V	READ DELAY hours	7.66 75.88 551.68 5857.88	corr. coef. mV/decade mV at 1 hour hours to .1V

Table 1-11. Retention Characteristic for 14 Cells From Part 6020 Serial 271 (Retention Test Started 8 May 1978 After 1E7 Erase-Write Cycles)

2958 2385 1688 1578	1.000 -522 3610 5.33E06	CELL14	2765 2211 2015 1495 1395	0.999 -528 3421 2.44E06
228 2268 2268 117878 8878 8878 888	8.999 -531 3555 55565	∕olts CELL13	28245 28245 1466 1356 1356	0.999 -598 3648 1.83E86
2978 2318 2125 1528 1418	0.999 -590 3707 1.29E06	AGE milliv CELL12	2776 2116 1916 1296 1195	6.999 -599 3521 89685
2838 2178 1978 1368 1268	0.999 -596 3575 6.74E05	ELL VOI	2242 2244 2244 2244 2344 2444 2444 2444	1.888 -538 3651 5.82E86
2978 2418 2248 1718 1688	1.000 -518 3626 6.41E06	ERENTIAL CELL10	288 2388 21288 1598 1499	6.999 8.999 9.8886 448899
22222222222222222222222222222222222222	8 . 999 3 . 5388 3 . 53885 8 . 5885	DIFF CELL 9	2222 2222 2845 1443 2323 2323 2323 2323	0.999 -5998 3655 81E85
222 2226 22268 1348 336 336 356	8.999 -596 3655 9.22E85	CELL 8	2850 2185 1975 1355 1265	6.999 1684 3685 55885
19.92 212.50 428.50 4947.00 8781.00	corr. coef. mV/decade mV at 1 hour hours to .1V	READ DELAY hours	19.92 212.50 428.50 4947.00 8781.00	corr. coef. mV/decade mV at 1 hour hours to .1V
	9.92 2900 2855 2970 2830 2970 2830 2970 2830 2950 2.50 2268 2280 2410 2170 2310 2268 238 3.50 2050 2105 2240 1970 2125 2075 221 7.00 1440 1580 1710 1360 1535 168 1.00 1335 1480 1600 1260 1410 1430 157	9.92 2990 2855 2970 2830 2970 2830 2970 2830 2970 2830 2958 2.50 2268 2240 1970 2125 2268 228 7.00 1440 1580 1710 1360 1520 1535 168 1.00 1335 1480 1.000 0.999 0.999 0.999 1.00 1.00 -520 -520 -518 -596 -590 -531 -52 1.00 -518 -596 -531 -52 1.00 3655 3505 3505 351 1.00 5.35E0 5.35E0 5.35E0	2.50 2.268 2.268 2.268 2.280 2.240 2.170 2.310 2.3268 2.328 2.338	9.92 2900 2855 2970 2830 2970 2830 2970 2830 2980 1.00 2980 1.00 2980 1.00 2980 1.00 2980 1.00 2980 1.00 2980 1.00 2980 1.00

Constant of the last

I

B

Table 1-12. Retention Characteristic for 14 Cells From Part 6020 Serial 275 (Retention Test Started 3 May 1978 After 1E6 Erase-Write Cycles)

I

1

I

CELL 7	2388 2338 11218 1985 55	6.999 -558 -3369 7.23E85	CELL14	2735 2175 1675 1080	0.999 -544 3200 4.97505
ivolts 5 CELL 6	2865 2325 1846 1255	0.999 -526 3314 1.30E06	olts CELL13	2855 2316 1786 1186	0.999 -557 3341 6.62E05
mill ELL	22 22 22 22 22 22 22 23 24 24 24 24 25 26 26 26 26 26 26 26 27 27 26 26 26 27 27 27 27 27 27 27 27 27 27 27 27 27	6.99 - 6.99 - 6.99 - 6.99 - 6.99 - 6.99 - 6.99	AGE millivo) CELL12	28 28 28 18 18 18 18 18 18 18 18 18 18 18 18 18	0.999 -528 3290 1.11606
CELL VOLTAGE	2836 2385 1826 1235	0.999 -521 3278 1.28E06	CELL VOLTAGE CELL11 C	2868 2318 1785 11768	0.999 -558 3347 6.55E05
ERENTIAL CELL	2855 2315 1790 11870 1185	6.999 -554 3346 7.10E05	ERENTIAL CELL10	2848 2318 1815 1215 1215	1.000 -536 3308 9.66E05
DIFF CELL 2	2828 2828 1818 1818 828 848 848 848 848	0.991 -497 3167 1.47E06	DIFF CELL 9	2865 2326 1796 11268	0.999 -561 3357 6.45E05
CELL 1	2885 2258 1758 11238 1148	1.000 -549 3280 6.17E05	CELL 8	2715 2165 1660 1160 1865	0.999 -543 3183 4.71E85
READ DELAY hours	7.66 75.00 551.60 5057.00 8904.00	corr. coef. mV/decade mV at 1 hour hours to .1V	READ DELAY hours	7.66 75.00 551.60 5057.00 8904.00	corr. coef. mV/decade mV at 1 hour hours to .1V

Table 1-13. Retention Characteristic for 14 Cells From Part 6020 Serial 278 (Retention Test Started 11 May 1978 After 1E8 Erase-Write Cycles)

CELL 7	23 23 162 162 27 27 27	0.993 -664 -3473 1.19E05	CELL14	3445 2545 1715 1888	0.994 -660 3538 1.61805
olts CELL 6	3475 25596 1756 1836	0.995 -665 3580 1.70E05	olts CELL13	3585 2688 1778 1165 1855	0.995 -663 3599 1.90E05
VOLTAGE millivolt:	3538 2655 1838 1155	6.99 - 6555 - 6555 - 6555 - 6555	TAGE millivolts I CELL12 CE	3415 2476 1635 1050	0.992 -662 3486 1.30E05
CELL	88 88 88 88 88 88 88 88 88 88	0.994 -671 3428 9.15E04	CELL VOL	3416 2475 1656 976	0.994 -665 3491 1.27E05
ERENTIAL CELL 3	3375 1698 1988	6.994 - 672 9.93E64	FERENTIAL 9 CELL10	3448 2546 1710 1020 1020	6.995 1.53539
DIFFI CELL 2	3486 2688 1775 1155	0.997 -668 3593 1.71E05	DIFF	3485 2598 1768 1158	0.995 -660 3581 1.87E05
CELL 1	3563 2635 1816 1886 1886	0.996 -663 3621 2.05E05	CELL 8	88 88 88 88 88 88 88 88	0.995 -683 3447 8.01E04
READ DELAY	2.00 24.40 360.80 4875.00 8713.00	corr. coef. mV/decade mV at 1 hour hours to .1V	READ DELAY	2.00 24.40 360.80 4875.00 8713.00	corr. coef. mV/decade mV at 1 hour hours to .1V

Track of the last

Taleston I

Forgan A

1

1

B




Figure 1-4. Window Decay Rate as a Function of Endurance Stress 79.0467 E




Figure 1-5. Window Voltage at 1 Hour as a Function of Endurance Stress

above the lower limit. In figure 1-6, these estimates and 95 percent range bars are plotted vs the number of erase-write cycles (N). Again, the four parts stressed at N of 10^6 and 10^7 are seen to have superior performance. A least squares fit of a line to $\log t_R$ vs $\log N$ was computed with these four parts excluded, as before. This estimate of t_R is very sensitive to the data for each cell of each part. Nevertheless the line is seen to fit rather well, passing quite near most of the mean values.

Of interest in evaluating endurance-retention performance is the product of N·t_R which has been used as a figure of merit. A value of 10¹² has been discussed in some previous writings on the Westinghouse BORAM memory products and a dashed line in figure 1-6 shows this value. The N·t_R product for the calculated fit is 12.7 at 10⁴ erase-write cycles and 12.8 at 10⁸ cycles. A significant observation is that only a portion of the distribution for only two parts out of the 13 plotted parts lie below the dashed "10¹² figure of merit" line.

An observation of some interest and worthy of further study is that the decay rate seems to lessen at longer times. Such can be seen in figure 1-1. The calculated decay rate for all five measurements in time is 0.67 volts per decade, but the decay rate between 4,875 hours and 8,713 hours is 0.39 V per decade. This is seen on other parts, to a greater or lesser degree, and has been observed on different MNOS memory device designs. A calculated estimate based upon the last three measurements rather than all five would certainly indicate longer retention time.

1.2.5 Considerations for Future Experiments

A secondary objective of this experiment was to discover problems to avoid and improvements to add to future experiments. The following remarks are in response to that objective.

- a. Do a more thorough study of all 1024 memory windows on a few unstressed parts and on a few parts with all cells stressed to a significant number of erase-write cycles. This is to locate and evaluate best-case and worst-case memory windows, so as to make better choice of the row(s) to be stressed and evaluated.
- b. Always take prestress measurements of the cells of interest, for study before endurance stress and for reference later.
- c. Consider stressing several rows in each part, using a range of endurance cycles for the rows within each part.
- d. Use a pattern including ONEs and ZEROs for the erase-write that precedes the retention measurements.
- e. In addition to measurements of memory window voltage, also read the binary output. Compare this with the known stored pattern to determine the supply voltage at which detection fails.




Figure 1-6. Endurance-Retention Characteristic

79-0467-88-3

2. CONCLUSIONS

The BORAM cell design and fabrication process have been demonstrated to be compatible with the goals of providing an alternative to drum and disc memory usable through 10⁸ erase-write cycles with 4,000 hours retention. The test data shows how endurance and retention are related, and allows intelligent planning for system specification purposes.

3. PROGRAM FOR NEXT INTERVAL

The pilot run is nearing completion and the MM&T project will shortly be concluding. The work remaining includes a production demonstration and the final report.

4. PUBLICATIONS AND REPORTS

During the reporting period there were no publications derived directly from this contract effort.

5. IDENTIFICATION OF TECHNICIANS

The following key engineers and management personnel were employed on the BORAM manufacturing methods project from April 1978 through April 1979.

Technician	Manhours
J.E. Brewer	78
R.C. Crebs	68
R.B. DeGraw	74
M.L. Lonky	16
T.J. O'Donnell	35
R.H. Popp	190
C.W. Waldvogel	8
Process Engineers	221

6. DISTRIBUTION LIST

I

Addressee	Qty	Addressee	Qty
Defense Documentation Center ATTN: DDC-TCA Cameron Station (Bldg 5) Alexandria, VA 22314	2	Command Mircom Redstone Scientific Info Ctr ATTN: Chief, Documents Section Redstone Arsenal, AL 35809	1
Office of Naval Research Code 427 Arlington, VA 22217	1	Commander Harry Diamond Laboratories ATTN: Library	1
Naval Ship Engineering Center ATTN: CODE 6157D	1	2800 Powder Mill Road Adelphi, MD 20783	
Prince Georges Center Hyattsville, MD 20782		Commander U.S. Army Materiel Development and Readiness Command	1
Commander Naval Ocean Systems Center ATTN: Library San Diego, CA 92152	1	ATTN: DRCDE-R 5001 Eisenhower Ave Alexandria, VA 22333	
Commander US Naval Ordnance Lab ATTN: Technical Library White Oak Silver Springs, MD 20910	1	NASA Scientific & Tech Info Facility— ATTN: Acquisition Br (S-AK/DL) P.O. Box 33 College Park, MD 20740	2
Rome Air Development Center ATTN: Documents Library (TILD) Griffis AFB, NY 13441	1	Director Naval Research Laboratory ATTN: Code 2627 Washington, DC 20375	1
AFGL S-29 HAFB, MA 01731	1	US Army Signals Warfare Lab ATTN: DELSW-OS Vent Hill Farms Sta	1
Deputy for Science & Technology Office, Assist Sec Army (R&D) Washington, DC 20310	0 2 3 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	Warrenton, VA 22186 Director Defense Communications Agency Techical Library Center Code 205 Washington, DC 20305	1

Addressee	Qty	Addressee	Qty
Director Naval Research Laboratory ATTN: Mr. Eliot Cohen Code 5211 Washington, DC 20375	1	Dr. George E. Smith Bell Telephone Laboratories, Inc. MOS Device Department 600 Mountain Avenue Room 2A-323 Murray Hill, NJ 07974	1
Commander Harry Diamond Laboratories ATTN: Mr. Horst W.A. Gerlach 2800 Powder Mill Road Adelphi, MD 20783		Naval Research Laboratory ATTN: Dr. David F. Barbe, Code 5260 4555 Overlook Avenue, S.W. Washington, DC 20375	1
Dr. James M. Early Fairchild Research and Development M/S 30-0200 4001 Miranda Avenue Palo Alto, CA 94304 Mr. Jack S. Kilby 5924 Royal Lane	1	Commander Naval Ocean Systems Center ATTN: Mr. Charles E. Holland, Jr. Code 923 271 Catalina Boulevard San Diego, CA 92152 Commander, AFAL ATTN: AFAL/DHE,	1
Suite 150 Dallas, TX 75230 Dr. Barry Dunbridge TRW Systems Group One Space Park Redondo Beach, CA 90278	1	Mr. Stanley E. Wagner Wright-Patterson AFB, OH 45433 Commander, RADC ATTN: Mr. Joseph B. Brauer, RBRM Griffiss AFB, NY 13441	i i
Dr. Paul E. Greene Hewlett-Packard Company 11000 Wolfe Road Cupertino, CA 94014 Mr. Gerald B. Herzog	1	Commander Harry Diamond Laboratories ATTN: DELHD-RBC Mr. Anthonly J. Baba 2800 Powder Mill Road Adelphia, MD 20783	1
Staff Vice President Technology Centers RCA, David Sarnoff Res Center Princeton, NJ 08540	0) 3 W - A 2 S S - A 3 S A	Commander, RADC ATTN: Dr. Robert W. Thomas, RBRM Griffiss Air Force Base, NY 13441	1
Dr. Harvey Nathanson Westinghouse Research Center Beulah Road Churchill Borough Pittsburg, PA 15335	1	Commanding General US Army Electronics R&D Command 2800 Powder Mill Road Adelphi, MD 20783 1 DRDEL-CG/DRDEL-DC/DRDEL-CS 1 DRDEL-CT 1 DRDEL-AP	

Topico de la constante de la c

Total S

- Adding

Parameter .

Section 1

Comptened of the Compte

L				
T	Addressee	Qty	Addressee	Qty
1	Commander US Army Electronics R&D Command		NASA Scientific & Tech Info Facility Baltimore/Washington Intl Airport	1
I	Fort Monmouth, NJ 07703		P.O. Box 8757 Baltimore, MD 21240	
-	1 DELEW-D 1 DELCS-D			
	1 DELAS-D		National Bureau of Standards Bldg. 225, Rm A-331	1
	1 DELET-DT 1 DELET-I		ATTN: Mr. Leedy	
	1 DELET-D		Washington, DC 20231	
-	1 DELET-IS		Advisory Group on Electron Dvcs	2
	1 DELET-ID 2 DELSD-L-S		201 Varick Street, 9th Floor New York, NY 10014	
	Commander		Cdr, US Army Avionics Lab	
	US Army Communications &		AVRADCOM	1
•	Electronics Materiel Readiness Command		ATTN: DAVAA-D	
	Fort Monmouth, NJ 07703		Fort Monmouth, NJ 07703	
4.1	I DRSEL-PA		Dir, Industrial Base Engineering Activity	1
	Commander		IBEA: DRXIB-MT (L. Carstens)	
	US Army Communications R&D Command		Rock Island Arsenal, IL 61201	
	Fort Monmouth, NJ 07703		Army Materiels & Mechanics Res Ctr AMMRC: DRXMR-PT (R. Farrow)	1
	1 DRDCO-TCS (Haratz)		Watertown, MA 02172	
	1 DRDCO-TCS (Hadden)		Cdr, DARCOM Hqs.	1
-	Director	1	ATTN: DRCMT (F. Michel)	
	US Army Materiel Systems Analysis Actv		5001 Eisenhower Ave. Alexandria, VA 22333	
	ATTN: DRXSY-MP		Alexandra, VA 22333	
	Aberdeen Proving Ground, MD 21005		Commander	1
	Command	1	US Army Research & Technology Lab (AVRADCOM)	
	US Army Missile Computer Center		ATTN: DAVDL-ATL-ASV	
	DRDMI-TGG ATTN: Dan Reed		Mr. LeRoy T. Burrows Fort Eustis, VA 23604	
	Redstone Arsenal, Alabama 35809			
	MIT-Lincoln Laboratory		Mr. Henry R. Ask Hamilton Standard	1
•	ATTN: Library (Rm A-082)	1	Mail Stop 3-2-39	
	P.O. Box 73 Lexington, MA 02173		Windsor I ocks, CT 06096	
	,			

I

Addressee	Qty	Addressee	Qty
Sperry Rand Research Center ATTN: Dr. H. Van De Vaart 100 North Road Sudbury, MA 01776	1	Mr. F.B. Micheletti Electronics Research Division Rockwell International 3370 Miraloma Avenue Anaheim, CA 92803	1
Mr. R. Weglein	1	Anancini, CA 92803	
Hughes Research Laboratories 3011 Malibu Canyon Road Malibu, CA 09265		Mr. W.H. Dodson Sandia Laboratories Div 2116 Albuquerque, NM 87115	1
Stanford Research Institute	1	Albuquerque, NWI 8/113	
ATTN: Dr. A. Bahr Menlo Park, CA 94025		Naval Research Laboratories ATTN: L. Palkuti, Code 5216 Washington, DC 20375	1
Young D. Kin	1	Washington, DC 20373	
NWSC Code 3073 Crane, Indiania 74522		Mr. Merton Horne MS UIX26 Sperry Univac Defense Systems Division	1
AFAL/TEA ATTN: Fritz Schuermeyer Wright-Patterson AFB, OH 45433	1	P.O. Box 3535 St. Paul, MN 55165	
Naval Ordance Lab ATTN: Mr. Frederick E. Warnock White Oak, MD 20910	1	Naval Air Test Center ATTN: SY-43/SETD Mr. Dan Watters Patuxent River, MD 20670	1
Dr. Andrew Tickl Fairchild Corp. 4001 Miranda Ave. Palo Alto, CA 94304	1	Dr. Yukon Hsia Actron 700 Royal Oaks Drive Monrovia, CA 91016	1
Dr. Patrick J. Vail	1		
RADC/ETSD, Stop 30 Hansom AFB, MA 01731		Naval Air Test Center ATTN: Frank A. Phillips Code SY43 Systems Engineering Test Directorate	1
Naval Air Development Center ATTN: Roman Fedorak Code 5021 Warminster, PA 19067	1	Patuxent River, MD 20670	
Honeywell Avionics Division ATTN: Richard L. Wiker 13350 US Highway 19 St. Petersburg, FA 33733	1		